I. INTRODUCTION
Since MOSFETs were successfully realized on the cubic polytype SiC in the early 1980's [1] , SiCbased MOSFETs and other MOS-related structures have become a very hot research topic. SiC finds applications in high-temperature, high-frequency and high-power electron devices due to its wide bandgap, high electron mobility and excellent thermal conductivity [2, 3] . Among these studies, improving the performance of SiC MOSFETs by different fabrication technologies is one important theme. Previous research has demonstrated that the properties of the SiO2/SiC interface can be improved by TCE oxidation [4, 5] . In . The wafers were loaded into an oxidation furnace at 800°C, and then the furnace temperature was raised to 1100°C. The wafers were oxidized, and the grown gate oxide was annealed for 30 min. in N2 ambient at 1 100°C. Then the furnace temperature was reduced to 800°C at a rate of -3°C /min. Finally, after the contact holes were opened for the source and drain, about 1-pm aluminum was thermally evaporated on the wafers and then patterned as the electrodes of the MOSFETs. The device parameters were measured at room temperature using HP 41 56A Precision Semiconductor Parameter Analyzer. Fig. 1 shows the Id-Vd characteristics of the MOSFETs. It can be seen that Id of the TCE sample is much larger (about 1.5 times) than that of the control sample. The field-effect mobility tFE can be calculated using the following formula at a drain voltage Vd= 0.1 V [6] : (1) 
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dependence of JFE on effective electrical field (F) applied to the gate electrode is shown in Fig. 2 [5] , the third term in (2a) = 2.6 V, the fourth term in (2a) = 0.4 V, V, = 1.62 V for the TCE sample and 3.91 V for the control sample, the oxide charge Q0x in (2b)
can be calculated to be -1.3x1012 cMn2 and -3.3x1012 cm-2 for the two samples respectively.
The sub-threshold slope characteristics of the samples are shown in Fig. 4 . It can be observed that the difference between the on current and off current is about 8 orders for a Vdrange of 0.05 -10 V. The interface quality of the MOSFETs was characterized in the weak inversion region by the slope of log(Id) versus Vg curve, which is only affected by the capture of minority carriers by interface states [8] . The sub-threshold slope can be calculated by the following formula [9] :
the detailed physical mechanisms require more investigations.
IV. SUMMARY
In this work, a study on the effects of TCE thermal gate oxidation on the I-V characteristics of SiC MOSFETs has been done. The where CD is the capacitance of the depletion layer, and C-t represents the capacitance associated with the interface-state density Di, = C-t/q per eV and cm2.
The calculated results using (3a) show that S is 320 -531 mV/dec for the control sample and 201 211 mV/dec for the TCE sample for a Vd range of 0.05 V -10 V. The S of the TCE sample is smaller (about 1.5 -1.7 times) than that of the control sample. Therefore, according to the formula (3b) that the sub-threshold slope increases with the interface-state density, the TCE sample should have fewer interface states. As a result, less carrier scattering by reduced interface states and also oxide charges gives higher electron mobility, as shown in Fig. 2a .
It has been reported that TCE thermal oxidation can reduce the charges in the gate oxide and the traps at the SiC/SiO2 interface because the addition of chlorine can remove carbon clusters at the SiO2/SiC interface, getter charged impurities and reduce physical defects in the gate oxide [4, 5] . As a result, the MOSFET has higher LFE, smaller flatband voltage, Vt and sub-threshold slope. However,
